



## CERTIFICATE OF WORKSHOP COMPLETION

This certifies that

**Aniketh bandi**

has successfully completed the Workshop on

**VLSI RTL Design & Verification Workshop Using Synopsys Tools**



**Period of Training From: 16-02-2026 To: 21-02-2026**

**During this period he has gained expertise on:**

- Designed and verified an Asynchronous FIFO using Verilog HDL
- Implemented an advanced verification testbench using SystemVerilog
- Implemented a reusable UVM-based verification environment for the Asynchronous FIFO
- Utilized Synopsys VCS for simulation and Verdi for waveform analysis and debugging

**24-02-2026**

Issue Date



A handwritten signature in blue ink, appearing to read "K. Sreenivas Reddy".

Signature